SystemVerilog is a hardware description and hardware verification language, standardized as IEEE 1800, that extends the earlier Verilog language with object-oriented programming constructs, a constrained-random stimulus generation framework, assertions, and coverage-driven verification features aimed specifically at large-scale digital chip design and testbench development. First released by Accellera in 2002 and later merged into a unified IEEE standard with Verilog in 2009, SystemVerilog is the dominant language used in modern application-specific integrated circuit and field-programmable gate array design and verification flows.
Facts
First Released SignificanceSystemVerilog is standardized as IEEE 1800 and is commonly used to model, design, simulate, test and implement electronic systems in the semiconductor and electronic design industry. 2 Classification
Typing Discipline Typing Discipline Connections
Built On
Direction correction: SystemVerilog (IEEE 1800) extends Verilog (IEEE 1364), not the reverse.
Influenced By
Source Wikidata: SystemVerilog
Source Wikidata: SystemVerilog
Sources
1. Wikidata: SystemVerilog
- Wikidata Q1387402, class allow-list match (w-wdresolver-0926)
- Wikidata Q1387402 P571 (inception)
- Wikidata Q1387402 P7078 (typing discipline)
- Influenced By: VHDL
- Influenced By: Verilog
View the Source2. SystemVerilog, Wikipedia
Lead section, first sentenceQuote, Lead section, first sentence
SystemVerilog, standardized as IEEE 1800 by the Institute of Electrical and Electronics Engineers (IEEE), is a hardware description and hardware verification language commonly used to model, design, simulate, test and implement electronic systems in the semiconductor and electronic design industry.
Reader Challenges (0)
No disputes yet. Spotted an error or a better source? Open the first one.
Sign in to dispute this or suggest a correction.